Title: Bounded model checking of liveness properties of TLA+ specifications

Topic: Computer science – formal verification
City: Nancy, France
Team: Veridis, Inria Nancy – Grand Est

Advisors: Igor Konnov (igor.konnov@inria.fr), Stephan Merz (stephan.merz@inria.fr)

Context of the topic

TLA+ [1] is a language that was designed for the formal specification of systems such as concurrent and distributed algorithms. It is currently supported by the explicit-state model checker TLC and the interactive TLA+ Proof System TLAPS. In the ongoing project APALACHE [2,3], we are developing a symbolic model checker for TLA+ as a complement to TLC, which relies on state enumeration. In contrast, the bounded model checker generates constraints describing counter-examples to claimed properties that are then discharged by an SMT solver.

Objective of the internship

The overall procedure of symbolic model checking works as follows: (1) it identifies symbolic transitions in a TLA+ specification [4], and (2) it encodes bounded executions and safety properties as constraints in the input language of the SMT solver. The current version verifies whether a bounded execution reaches a state that violates a system invariant provided by the user. These properties belong to the class of safety properties: The system is doing nothing "bad".

It is well understood that safety property alone does not guarantee that a system is doing anything useful. In order to prove that the system is going to achieve a "good" state, one has to prove liveness of the system. For instance, one might want to prove that the system eventually reaches a state in which all the system components have finished their computations. In this work, we propose to extend the APALACHE model checker with techniques for bounded model checking of temporal properties. The intern is expected to implement the well-known technique by Biere et. al. [5] in the model checker for TLA+, which currently supports only finite-state systems. If successful, an extension with the technique recently suggested by Padon et. al. [6] can be envisaged, which, in principle, applies to infinite-state systems.
References


Prerequisites

The student should have some familiarity with formal modeling and verification techniques. Knowledge of TLA+ is not expected. Some basic knowledge of SMT or constraint solving would be a plus. The APALACHE model checker is implemented in Scala, and elementary knowledge of Scala and Java is required.